I. INTRODUCTION
T RADITIONAL voltage-source inverters and currentsource inverters have some drawbacks, such as their limited load voltage and/or current ranges, and output distortions due to deadtimes or overlap delays. These issues have subsequently led to the development of impedance-source inverters, which can both buck and boost voltages without demanding for deadtimes or overlap delays. The most representative of which is the Z-source voltage-type inverter [1] , whose two switches from the same phase-leg can be turned ON simultaneously for a short shoot-through (ST) duration. It is thus less affected by unintentional short-circuit and waveform distortion, while providing the necessary voltage boost and buck.
Some improvements can however still be introduced to the Z-source inverter, which gradually lead to other developments. One of them is the quasi-Z-source inverter, proposed in [2] , for realizing continuous input current. Others can be found in P. C. Loh is with the Department of Electronic Engineering, Chinese University of Hong Kong, Hong Kong 999077, China (e-mail:,epcloh@gmail.com).
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Digital Object Identifier 10.1109/TPEL.2018.2866635 [3]- [7] , where the switched-inductor and switched-capacitor techniques have been added for achieving higher gains with the same specified ST duration or duty ratio. However, more inductors or capacitors, and diodes are needed, and hence not so appealing in practice. The same applies to the extended-boost Z-source inverters found in [8] - [11] , where more stages have been added for even higher gains. An attempt to reduce components without compromising gains has then been started, leading to various impedance-source networks with coupled inductors, rather than numerous discrete components [12] - [17] . High voltage gains can now be achieved by altering turns ratios of the coupled inductors, even with only small ST duty ratios used. Despite that, some problems remain, like the sourcing of pulsed input currents, which can obviously be solved by adding inductors and/or capacitors for filtering. An example can be found in Fig. 1 , where L in and C 2 have been added to the original Y-source inverter (YSI) with a threewinding coupled inductor (N 1 , N 2 and N 3 ). A gradual start-up and a smoother input current can then be enforced by L in , whose current will continue to flow through C 2 , whenever D 1 blocks. The resulting inverter has hence been referred to as the improved YSI (I-YSI) [18] , [19] .
It should however be clarified that pulsed input current is not uniquely related to the coupled inductor, since it has also been experienced by the original Z-source inverter. Rather, the coupled inductor may cause large voltage spikes at the dc-link when currents through its leakage inductances undergo rapid interruptions. This may happen when the inverter switches from ST to non-ST (NST) state and may undesirably lead to higher rated switches needed for realization. It is thus not practical to consider most existing impedance-source inverters with coupled inductors, unless appropriate absorbing circuits are introduced to them for preventing the voltage spikes. To date, absorbing circuits can either be active or passive, whose common purpose is to provide a path for the leakage energy to flow. This is important, since regardless of the cores and winding techniques adopted, leakage inductances cannot be nullified completely. An absorbing circuit for continuously recycling the leakage energy to the source or capacitor is thus necessary, which in [20] , is implemented by an extra dc-dc buck converter. This solution may however be complex and costly, because of the extra switch, and its accompanied control and driving circuits. Passive absorbing circuits without extra switches have therefore been introduced. Some possible circuits with different types and numbers of extra components are shown in Fig. 2 (in red) , where their coupled inductors L couple can have either two or three windings. Their respective operating principles vary slightly, even though their common purpose is to suppress the dc-link voltage spikes.
For instance, the circuit in Fig. 2 (a) relies on capacitors and diode for clamping the dc-link voltage [20] , but may experience damaging large current drawn from the power source at the instant of entering the ST state. This large current will, in fact, flow through diode D S 2 , capacitor C S 1 , and the shorted phase-leg, before returning to the power source with no limiting inductance in the loop. The current is thus momentarily large and may sometimes damage semiconductor devices unintentionally. A better alternative may then be the second passive absorbing circuit shown in Fig. 2(b) [21] , where diode D S 2 conducts only when voltage of capacitor C S 1 becomes greater than that of C 2 . On the other hand, diode D S 1 conducts only during the transfer from ST to NST state, which together with C S 1 and C 1 , will clamp the otherwise spiky dc-link voltage.
The same effect may also be achieved by the simplified absorbing circuit shown in Fig. 2(c) [22] , where the conduction of diode D S connects C 1 and C 2 in series across the dc-link for limiting its voltage. The main drawback with Fig. 2(c) , and also Fig. 2(b) , is that their absorbing circuits can only be used with the I-YSI in Fig. 1 or other inverters with the same configuration but different number of coupled windings. Such restriction of usage is even more severe with the absorbing circuit shown in Fig. 2(d) , comprising diode D S and capacitor C S . No doubt, this absorbing circuit has earlier been used with a popular high-efficiency high-step-up converter [23] , but its extension to an impedance-source inverter with a coupled inductor is generally not so viable. It is therefore not an option for consideration.
Another technique investigated in [24] is to reorient the three coupled windings shown in Fig. 1 from Y to Δ without introducing an absorbing circuit. The purpose is to lower the equivalent leakage inductances and equivalent series resistances (ESRs) of the windings, but by doing so, the number of turns of the third winding can no longer be decided independently. It is thus no different from a coupled inductor with only two windings, in terms of achievable voltage gains. Moreover, since some leakage inductances still remain, a Δ-connected coupled inductor may not help greatly with the subduing of dc-link voltage spikes, if an absorbing circuit has not been added. Therefore, in this paper, a more effective absorbing circuit has been proposed for eliminating dc-link voltage spikes and improving the overall boost ability. The proposed circuit consists of two capacitors, one diode and one inductor, which when merged with the I-YSI in Fig. 1 , yield a high step-up YSI (HS-YSI) with low dc-link voltage spikes.
II. LEAKAGE EFFECTS FROM COUPLED INDUCTOR
In most impedance-source inverters with coupled inductors, leakage inductances may reduce gain, lower efficiency, and generate dc-link voltage spikes. The generated voltage spikes may sometimes be larger than the normal dc-link voltage, which certainly, is a critical concern. How and when these spikes are generated should hence be explained first, before describing the 
proposed HS-YSI. For the explanation, the I-YSI in Fig. 1 is considered. Its equivalent circuits in both ST and NST states are shown in Fig. 3 , where leakage inductances (in red) of three windings have been marked as L K 1 , L K 2 , and L K 3 .
Assuming now that the I-YSI is initially in its ST state in Fig. 3(a) , its large ST current i ST is then supplied mostly through N 3 with L K 3 in series, since the current through C 2 has been limited by L in to the filtered input current I in . Respective winding currents through N 1 , N 2 , and N 3 in the state can also be determined as
(1)
where
, and P is the power. Subsequently, at the instant of crossover to the NST state in Fig. 3 (b), L K 3 and C 2 must instantaneously change to supply the predetermined inductive load current I o . Unfortunately, both L K 3 and C 2 do not permit instantaneous changes, since current through C 2 comes from L in and L K 1 . A mismatch thus occurs, which will abnormally force the currents through L K 1 and L K 3 (L K 2 too according to circuit laws) to change abruptly during the ST to NST crossover. These give rise to high voltage spikes throughout the I-YSI, including at its dc-link. Eventually, the winding currents stabilize to values expressed below in the NST state
where d is the ST duty ratio. Clearly, a method to solve the problem is to provide an alternative capacitive path across the dc-link only during the ST to NST crossover. This method has smoothly been realized by the proposed HS-YSI, as demonstrated in subsequent sections. Fig. 4 shows the proposed HS-YSI with its absorbing circuit comprising C 3 , C 4 , D 2 , and L o (in red). Like all impedancesource inverters, it has two board operational modes, notated as ST and NST, respectively. But, due to leakage influences from its coupled inductor and the nonideal of semiconductor devices, these two operational modes can be further divided, as explained below. Fig. 5 shows operational modes of the HS-YSI, where the inverter bridge and ac load have been simplified as a switch SW and a current source I o in parallel. Response times of the switches and diodes have also been assumed to be much shorter than consequential inductive and/or capacitive transitional times. This is especially true, if C 1 , C 2 , C 3 , and C 4 , and L in , L o , and L M are chosen large enough, so that their respective voltages and currents are almost constant during one switching period. It should however be noted that, unlike the others, L M does not represent a discrete inductor. Rather, it represents the equivalent magnetizing inductance of the three-winding coupled inductor, which in practice, also has a small leakage inductance in series with each winding. There are therefore three small leakage inductances, drawn with red wavy lines in Fig. 5 , whose currents are not constant over a switching period. Key waveforms for illustrating them are summarized in Fig. 6 , where each switching period has been divided into six intervals to be described next.
III. HIGH-STEP-UP Y-SOURCE INVERTER

A. Operational Modes
1) ST States:
Switch SW begins to turn ON at t 0 , but because of leakage inductance of winding N 1 , diode D 1 continues to conduct, while diode D 2 remains reverse-biased. Voltage across SW, which is also the dc-link voltage, then begins to drop. This causes voltages across the three leakage inductances to change. Moreover, by tracing through the circuit, it has been found that components of current flowing through SW are all limited by inductances. The turning ON of SW is therefore realized with zero current at t 0 , over this very short semiconductor-switching subinterval.
[t 1 , t 2 ]: Voltage across SW drops to zero, while its current increases significantly. Windings N 2 and N 3 are now clamped by voltages of C 1 and C 4 in series, while N 1 and N 3 are clamped by C 2 , since D 1 is still conducting. Current through D 1 is, in fact, falling at a rate mostly determined by its parasitic capacitance resonating with leakage inductance of N 1 .
[t 2 , t 3 ]: The final ST state has been entered with both D 1 and D 2 reverse-biased. It is the longest among the three ST subintervals, during which, L in , L o , and L M charge linearly, while C 1 to C 4 discharge linearly.
2) NST States: [t 3 , t 4 ]: Switch SW turns OFF at t 3 , causing its voltage and current to rise and fall, respectively, over this very short semiconductor-switching subinterval. Simultaneously, reverse voltages and forward currents of D 1 and D 2 begin to drop and rise. At the end of the subinterval, the dc-link voltage across SW becomes slightly higher than its final NST value, but still significantly smaller than voltage spikes caused by leakage inductances, if an absorbing circuit has not been added.
[t 4 , t 5 ]: Diodes D 1 and D 2 start to conduct. The three leakage inductances can then form resonating meshes with capacitances in the circuit. In total, three meshes can be drawn with windings of the coupled inductor included. They are mesh 1 formed by N 2 , N 3 , C 1 , and C 3 , mesh 2 formed by N 1 , N 3 , and C 2 , and mesh 3 formed by N 1 , N 2 , C 1 , L in , and the input dc source. During this subinterval, the conduction of D 2 also permits C 3 and C 4 to be connected in series for clamping the dc-link voltage across SW. Voltage spikes have hence been intentionally suppressed at ST to NST crossovers. [t 5 , t 0 ]: This is the final NST state entered, after current of D 2 drops to zero and it begins to block. Meanwhile, D 1 continues to conduct, which hence permits C 2 to be connected across N 1 and N 3 for clamping their total voltage. Additionally, the dc-link voltage across SW is no longer solely equal to the combined voltage of C 3 and C 4 in series, since it now includes the reverse voltage of D 2 . There will hence be a very small dc-link voltage drop (proven later), after entering this subinterval at t 5 .
B. Current Analysis
To avoid complex current expressions that may not have any analytical value, the equivalent circuits in Fig. 5 Therefore, beginning with Fig. 7(b) , where both D 1 and D 2 are blocking, and SW is conducting from t 2 to t 4 , their related current expressions can be obtained as
where (10) and (11) are for relating currents within the coupled inductor. Substituting them into (6) and (9) then yields the following current expressions for C 1 and C 4
The capacitor currents will change, after progressing to Fig. 7(c) 
These capacitor currents will again change, after entering the state in Fig. 7(d) , where D 2 has stopped conduction, and hence leads to the following new set of current expressions:
where (22) and (23) are for the coupled inductor. These new expressions then yield the following currents through C 1 and C 2
Related current expressions for each capacitor can now be current-second integrated over a switching period, as expressed below
where α= t 5 −t 4 T is the proportionality coefficient, x = 1, 2, 3 or 4 is an index for the capacitors, and interval [t 0 , t 2 ] 0 has been omitted.
Eventually, the following current expressions can be derived, from which currents through all components of the impedance network can be computed
I Lo = I in (28)
C. Voltage Analysis
In terms of voltages, equivalent circuits in Fig. 7 (a) and (b) can be analyzed as a single ST state with SW conducting from t 0 to t 4 . The conduction of SW, in turn, causes C 1 and C 4 to be connected in series for clamping N 2 and N 3 of the coupled inductor. Relevant voltage expressions can thus be written as
where Fig. 7(c) , where leakage current through L K starts to increase linearly from t 4 to t 5 . During this time, N 2 and N 3 are also clamped by C 1 and C 3 in series, which together with other circuit features, permit voltages across various inductances to be derived as
Moreover, since leakage current through L K increases linearly from zero at t 4 , its current i 1 (t 5 ) at t 5 can promptly be expressed as
which together with (20) , (25) , (27) , (28), (29) , and (30), permits voltage across L K to be derived as
The NST state then changes to Fig. 7(d) , in which N 1 , N 3 , and L K are clamped by C 2 during [t 5 , t 0 ]. Leakage L K and magnetizing L M will hence share V C 2 proportionally. These observations permit voltages across various inductances to be expressed as
Moreover, since L K L M , v LK in (43) can be approximated as zero from t 5 to t 0 , and by substituting (37) and (39) into it, voltage across the reverse-biased D 2 can be derived as
Later, by substituting numerical values to it, v D 2 can be proven to be very small, and can hence be safely omitted during [t 5 , t 0 ] to simplify the final derived expressions that causes the voltages across various inductances in Fig. 7 (c) and (d) to be the same, which can then be applied to derive the following voltage relationship:
All derived voltage expressions for each inductor can followup to be volt-second integrated over a switching period T, in accordance to
Performing the integration finally leads to the following voltages across C 1 , C 2 , C 3 , and C 4
where B = 1 1−(2+K )d is the voltage gain, and K is the turns ratio of the coupled inductor. A gain higher than that of the original Z-source inverter can thus be obtained by setting K equal or greater than one.
Regardless of that, the dc-link voltage V dc and peak ac output voltagev o of the inverter are always expressed as
where M is the modulation index, which together with d, must satisfy Fig. 9 . HS-YSIs with multiple cascaded absorbing circuits.
TABLE I VOLTAGE GAINS OF DIFFERENT IMPEDANCE-SOURCE INVERTERS WITH COUPLED INDUCTORS
A larger d to obtain a bigger gain will hence limit the maximum of M, together with some deterioration of output waveform quality. One method to lower d and raise M without compromising gain is to introduce a larger K. Alternatively, multiple cascaded absorbing circuits can be introduced. Fig. 9 shows two possible topologies, whose cascaded absorbing circuits (in red) are placed at different locations. Despite that, they can both eliminate dc-link voltage spikes at instants of ST to NST crossovers. In Fig. 9(a) , it is ensured by the conduction of D n , which in turn, causes C 2 n −1 and C 2 n to be in series across the dc-link of the inverter bridge. The same conduction of D n in Fig. 9 (b) also permits C 2 , C 2 n , and C 2 n −1 to clamp the dc-link voltage. Both inverters in Fig. 9 are therefore effective, and have a common gain, expressed as
where n is the number of absorbing circuits cascaded together, which unquestionably, is an additional parameter for tuning the gain of the inverter. The main disadvantage here is more discrete components, which in practice, should be avoided, if varying K of the coupled inductor can produce the same effect. Thus, the number of cascaded absorbing circuits should be limited. Nonetheless, the gain in (55) is summarized in Table I for comparison with those of the existing impedance-source inverters. In case of HS-YSI, n equals one, which still gives a higher gain than existing impedance-source inverters, if they use the same K and d. The same K can, in turn, be realized with different N 1 : N 2 : N 3 ratios for a three-winding coupled inductor, as seen from Table II . Voltage gains of a few inverters in Table I , namely, the YSI, I-YSI, and HS-YSI, can subsequently be plotted in Fig. 10 , where it can be seen that if the three inverters have the same duty cycle, output voltage of the HS-YSI is higher than those of the YSI and I-YSI.
D. Stresses and Lifetime
From earlier derivations, expressions for calculating voltage and current stresses experienced by components of the HS-YSI can be extracted and summarized in Table III . Also added to the table are corresponding expressions for the I-YSI in Fig. 1 . Both inverters can then be compared under various conditions. For instance, if they have the same gain B and duty ratio d, their respective turns ratios must satisfy K c = 1 + K, where subscript c has been added for representing the I-YSI. More turns are thus needed by the I-YSI, whose voltage stresses across C 1 , C 2 , and D 1 are also higher than those of the HS-YSI. The HS-YSI however experiences a high voltage stress across D 2 , which must hence be sized appropriately.
As for their coupled inductors, maximum currents flowing through N 1 and N 2 of the HS-YSI are larger than those of the I-YSI, while its current through N 3 may either be less than or equal to that of the I-YSI, depending on the values of K and d. Despite that, ST current stresses experienced by the switches of the inverter bridges are quite close for both inverters, according to entries for i ST in Table III.   TABLE III  COMPARISON OF VOLTAGE AND CURRENT STRESSES FOR TWO INVERTERS As for their lifetimes, a simple comparison may be provided, based on the understanding that lifetime of a system is mainly determined by the component with the shortest lifetime. This component is likely a capacitor in the HS-YSI, since the lifetime of its added diode is always several times higher. Therefore, only the lifetime of the deciding capacitor is assessed, which from [25] , may be computed using
where n is an exponential index, and LT and LT 0 are lifetimes under normal usage and testing conditions, respectively. For both conditions, V and V 0 represent voltages across the capacitor, and T and T 0 represent their temperatures in Kelvin. By next comparing expressions in Table III , it can be determined that for the I-YSI and HS-YSI, their ST ratios must satisfy d < d c , if their parameters are set as K = K c and B = B i , where subscript c has been added for notating the I-YSI. This then leads to capacitor C 3 in the HS-YSI shouldering a higher voltage stress and a shorter lifetime according to (56).
The outcome will however change, if parameters of the two inverters are alternatively set to d = d c and B = B c . Their winding factors must then satisfy K = K c -1, or in other words, winding factor of the HS-YSI is smaller than that of the I-YSI to attain the same performance. That setting causes capacitor C 1 in the I-YSI and capacitor C 3 in the HS-YSI to have similarly high voltage stresses. Their lifetimes are therefore comparable. Besides, because the higher voltage stress in the poststage, the HS-YSIs with multiple cascaded absorbing circuits have shorter lifetimes.
IV. EXTRA POWER LOSSES
Additional components found in the HS-YSI will undeniably introduce extra losses. It may thus be necessary to quantify these losses, which are mostly contributed by diode D 2 and inductor L o (losses from capacitors C 3 and C 4 are comparably less significant). Expressions for computing these losses are hence derived, as presented below. Fig. 11 shows key waveforms of L o , whose losses include hysteresis loss P H and copper loss P C u . The latter can be calculated using
A. Losses From L o
where R is the winding resistance and i Lo−rms is the root-meansquare current through L o . Further, since current ripple ΔI Lo of L o is relatively small, it can be ignored, resulting in i Lo−rms = I Lo , where I Lo is the dc component of i Lo . Therefore, (57) can be rewritten as
On the other hand, P H is caused by the ac component of i Lo , which in theory, can be determined using
where a 1 , b 1 , and c 1 are constants determined by curve-fitting of the recorded core losses [26] , and f is the applied frequency. The flux density B pk may then be calculated from
where ΔB is the AC flux swing between maximum B AC−max and minimum B AC−min .
Since the flux density can further be expressed in terms of magnetizing field H, related maximum and minimum of H can preliminarily be obtained from
From (61) Losses from D 2 include conduction loss P f , reverse recovery loss P r , and reverse leakage loss P l . However, from Fig. 8 , it can be seen that current through D 2 slowly drops to zero at t 5 , which in other words, means P r is zero.
In contrast, P l is not zero, and can be computed using
where I R is the reverse current taken from [27] . Conduction loss P f can also be calculated using
where V F is the forward voltage drop across D 2 , whose value can be obtained from [27] .
C. Total Extra Loss From HS-YSI
With a nominal output power of 200 W, the total extra loss contributed by additional components L o and D 2 of the HS-YSI is
This extra loss cannot be avoided, but by recycling energy from the leakage inductances, energy wasted in switches can be lowered considerably. Moreover, since voltage spikes are fully eliminated at the dc-link, a lower voltage-rated switch with a lower on-resistance can be chosen for lowering the overall power loss.
V. SIMULATION AND EXPERIMENTAL RESULTS
Simulations and experiments have been performed with the I-YSI in Fig. 1 and HS-YSI in Fig. 4 using the same parameters listed in Table IV 
A. Simulation Results
The key current waveforms of the two inverters shown in Fig. 12 have been found to match well with theoretical waveforms drawn in Fig. 8 . Most importantly, they have demonstrated that all winding current changes through leakage inductances of the HS-YSI have occurred gradually from t 4 to t 5 , rather than instantaneously at t 4 , after each ST to NST crossover. Voltage spikes are hence not generated by the proposed HS-YSI.
B. Experimental Results
A 200-W prototype controlled by a TMS320F2812 digital signal processor has been built and shown in Fig. 13 . It can be configured as either the I-YSI in Fig. 1 or HS-YSI in Fig. 4 , using the same parameters provided in Table IV . Its coupled inductor has also been loosely wound to better demonstrate the effects from leakage inductances, as seen from Fig. 14 , where Other key features from waveforms of the HS-YSI in Fig. 14(b) have also been found to match well with those from the theoretical waveforms drawn in Fig. 5 . For example, the time duration from t 4 to t 5 in Fig. 14(b) has been measured as 0.438 T, while that in Fig. 8 or from (27) is 0.44 T, where T is the switching period. Furthermore, from (44) and using parameters from Table IV , v D 2 has been determined as 2.87 × 10 4 L K from t 5 to t 0 . Its value is thus only a few mV, since the leakage L K is usually from 10 nH to 10 μH. It is thus expected to be unnoticeable, as verified by the third trace in Fig. 14(b) .
Corresponding dc input and ac output waveforms are then shown in Fig. 15 , where double-line-frequency ripples can noticeably be seen from input currents of both inverters [28] , [29] . The ripples are however slightly smaller in the HS-YSI, where more passive components are used for filtering. Their peak ac output voltages have also been read as 155 V for both the I-YSI and the HS-YSI. Both values are smaller than their common theoretical value of 160 V, because of reduction of effective ST duty ratio caused by leakage inductances and ESRs [24] . Other than these, most theoretical and experimental values have been found to match closely, like V C 1 = 169 V and V C 2 = 86 V measured in Fig. 16(a) for the I-YSI, and V C 1 = 150 V, V C 2 = 69 V, V C 3 = 176 V and V C 4 = 20 V from Fig. 16(b) for the HS-YSI.
Follow-up with Fig. 17 shows that the winding currents of the coupled inductor, which for the HS-YSI, change more gradually in the NST state, rather than jump abruptly at the considered ST to NST crossover. However, both I-YSI and HS-YSI exhibit oscillatory currents, which may be due to leakage inductances interacting with parasitic capacitances of the semiconductors. Meanwhile, the HS-YSI operating with a higher gain has been tested by increasing its shoot-though duty ratio d to 0.15 with the other parameters kept unchanged. The new boost ratio B, theoretical dc-link voltage V dc , and output peak voltage computed are thus 4, 320, and 256 V, respectively. Obtained experimental results are given in Fig. 18 , where V dc and output peak voltage are 296 and 235 V, respectively. The output voltage loss is thus 256-235 = 21 V due mainly to leakage of the coupled inductor and ESRs in the circuit. Especially with ESRs, their effects increase sharply with gain like most boost converters. They thus cause output voltage loss with B = 4 to be greater than that with B = 2.5. Despite that, voltage spikes at the dclink for both cases have been suppressed noticeably, as seen from Figs. 14(b) and 18.
Last but not least, Fig. 19 shows measured efficiencies of the I-YSI and HS-YSI, from which it can be seen that when the power level is low, efficiency of the I-YSI with fewer components is higher than that of the HS-YSI. The reverse is however observed at a higher power level, likely due to leakage energy recovered by the HS-YSI to prevent spikes being higher than losses from the additional components. Another comparison may also be performed by adding the absorbing circuit in Fig. 2(c) to the I-YSI. The obtained effect is an efficiency that is always higher than those of the I-YSI without the absorbing circuit and HS-YSI. However, voltage spikes at dc-link of the I-YSI cannot be sufficiently reduced by the absorbing circuit in Fig. 2(c) . Its lifting of gain is also not as prominent as the HS-YSI. 
VI. CONCLUSION
In this paper, an HS-YSI with a unique absorbing circuit has been proposed for eliminating dc-link voltage spikes without demanding extra switches and compromising the voltage gain. Its gain has, in fact, been improved, when compared with the I-YSI published recently in the literature. The same absorbing circuit can also be used with other impedance-source inverters realized with coupled inductors. It is therefore a universal circuit for removing dc-link voltage spikes, regardless of the number of coupled windings. Simulation and experimental results have verified its effectiveness, when compared with the I-YSI.
